Elcor's Machine Description System: Version 3.0

resources are conceptual entities that are used to model operation conflicts or sharing constraints that do not directly correspond to any hardware resource. This includes combinations of operations that are not allowed to be issued together due to instruction format conflicts such as sharing of an instruction field. In such cases, we create an abstract 8 At the time of writing this document, Elcor does not do this. Therefore, to preserve correctness, these latencies are actually computed conservatively, i.e., Tlw and Tlr are computed as the max of the corresponding latencies over all fully-qualified operations, whereas Ter and Tew are computed as the min of the corresponding latencies (see Section 5.1.1).

[1]  Alexandre E. Eichenberger,et al.  A reduced multipipeline machine description that preserves scheduling constraints , 1996, PLDI '96.

[2]  B. Ramakrishna Rau,et al.  Data Flow and Dependence Analysis for Instruction Level Parallelism , 1991, LCPC.

[3]  Alexandre E. Eichenberger,et al.  Register allocation for predicated code , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.

[4]  B. R. Rau,et al.  HPL-PD Architecture Specification:Version 1.1 , 2000 .

[5]  B. Ramakrishna Rau,et al.  The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs , 1989, Computer.

[6]  B. Ramakrishna Rau,et al.  Achieving high levels of instruction-level parallelism with reduced hardware complexity , 1997 .

[7]  B. R. Rau,et al.  Code generation schema for modulo scheduled loops , 1992, MICRO 1992.

[8]  Scott Mahlke,et al.  Sentinel scheduling: a model for compiler-controlled speculative execution , 1993 .

[9]  B. Ramakrishna Rau,et al.  HMDES Version 2.0 Specification , 1996 .

[10]  Robert P. Colwell,et al.  A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS.

[11]  Dirk Grunwald,et al.  A system level perspective on branch architecture performance , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.

[12]  Roy Dz-Ching Ju,et al.  Global predicate analysis and its application to register allocation , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.

[13]  B. Ramakrishna Rau,et al.  Architectural support for the efficient generation of code for horizontal architectures , 1982, ASPLOS I.

[14]  Kemal Ebcioglu,et al.  An architectural framework for supporting heterogeneous instruction-set architectures , 1993, Computer.

[15]  Vinod Kathail,et al.  Critical path reduction for scalar programs , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.

[16]  John C. Gyllenhaal,et al.  A Machine Description Language For Compilation , 1994 .