Pack Instruction Generation for Media Processors Using Multi-valued Decision Diagram
暂无分享,去创建一个
Masaki Nakagawa | Yoshinori Takeuchi | Tanaka Hiroaki | Keishi Sakanushi | Masaharu Imai | Yutaka Ota | Nobu Matsumoto
[1] Peter Kogge,et al. Generation of permutations for SIMD processors , 2005, LCTES '05.
[2] Dr. Rainer Leupers. Code Optimization Techniques for Embedded Processors , 2000, Springer US.
[3] Ken-ichi Maeda,et al. Development of Image Recognition Processor Based on Configurable Processor , 2005, J. Robotics Mechatronics.
[4] Saman P. Amarasinghe,et al. Exploiting superword level parallelism with multimedia instruction sets , 2000, PLDI '00.
[5] Peng Wu,et al. Vectorization for SIMD architectures with alignment constraints , 2004, PLDI '04.
[6] Alfred V. Aho,et al. Code generation using tree matching and dynamic programming , 1989, ACM Trans. Program. Lang. Syst..
[7] Aart J. C. Bik,et al. Automatic Intra-Register Vectorization for the Intel® Architecture , 2002, International Journal of Parallel Programming.
[8] Robert K. Brayton,et al. Algorithms for discrete function manipulation , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.