Frequency-dependent crosstalk simulation for on-chip interconnections

An extensive study of crosstalk simulation issues for on-chip interconnections was performed for representative six-layer Al(Cu) structures. Guidelines are given for the range of conditions when R(f)L(f)C versus RLC versus RC circuit representations are valid. Examples are also given of realistic short and long coupled-section interactions and the effect of in-plane neighboring connections is discussed. A frequency-dependent crosstalk simulation technique is shown. All simulation results are verified through measurement of a comprehensive set of experiments built with a large range of line widths and spaces on various layers with both in-plane and vertical coupling. Signal propagation and crosstalk are analyzed over the temperature range -160/spl deg/C to +100/spl deg/C and interconnect bandwidth limitations predictions are given.

[1]  A. Hill,et al.  Equivalent circuit modeling of losses and dispersion in single and coupled lines for microwave and millimeter-wave integrated circuits , 1988 .

[2]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[3]  A. Deutsch,et al.  The importance of inductance and inductive coupling for on-chip wiring , 1997, Electrical Performance of Electronic Packaging.

[4]  A. Deutsch,et al.  Electrical characteristics of interconnections for high-performance systems , 1998, Proc. IEEE.

[5]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[6]  J. Kash,et al.  Dynamic internal testing of CMOS circuits using hot luminescence , 1997, IEEE Electron Device Letters.

[7]  Gerard V. Kopcsay,et al.  A novel 24-GHz bandwidth coaxial probe , 1990 .

[8]  D.P. Neikirk,et al.  Time domain multiconductor transmission line analysis using effective internal impedance , 1997, Electrical Performance of Electronic Packaging.

[9]  Alina Deutsch,et al.  Designing the best clock distribution network , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[10]  Barry J. Rubin,et al.  Calculation of multi-port parameters of electronic packages using a general purpose electromagnetics code , 1993, Proceedings of IEEE Electrical Performance of Electronic Packaging.

[11]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[12]  Albert E. Ruehli,et al.  Inductance calculations in a complex integrated circuit environment , 1972 .

[13]  K. Yamashita,et al.  Impact of crosstalk on delay time and a hierarchy of interconnects , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[14]  Chunyan Zhou,et al.  Accurate on-chip interconnect evaluation: a time domain technique , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[15]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[16]  Krishnamurthy Soumyanath,et al.  Accurate on-chip interconnect evaluation: a time-domain technique , 1999 .

[17]  A. Ruehli,et al.  Efficient Capacitance Calculations for Three-Dimensional Multiconductor Systems , 1973 .

[18]  F. H. Wells.  Pulse, digital and switching waveforms , 1966 .

[19]  S. Lipa,et al.  Experimental electrical characterization of on-chip interconnects , 1997, Electrical Performance of Electronic Packaging.

[20]  Sharad Mehrotra,et al.  Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).