A true random bit generator based on a memristive chaotic circuit: Analysis, design and FPGA implementation

Abstract The aim of this paper is to present a true random bit generator (TRBG) based on a memristive chaotic circuit and its implementation on Field Programmable Gate Array (FPGA) board. The proposed TRBG architecture makes use of a memristive canonical Chua's oscillator and a logistic map as entropy sources, while the XOR function is used for post-processing. The optimal parameter set for the chaotic systems has been chosen by carrying out numerical simulations of the system and adopting the scale index parameter to determine the degree of non-periodicity of the obtained bit streams. The proposed TRBG system has been then modeled and co-simulated on the Xilinx System Generator (XSG) platform and implemented on the Xilinx Kintex-7 KC705 FPGA Evaluation Board, obtaining experimental results in agreement with the expectations. Finally, the system has been validated with statistical analysis by using the NIST 800.22 statistical test suite.

[1]  Hongjun Liu,et al.  Chaos-based fast colour image encryption scheme with true random number keys from environmental noise , 2017, IET Image Process..

[2]  A. Özer,et al.  A novel chaos-based post-processing for TRNG , 2015, Nonlinear Dynamics.

[3]  Robert M. May,et al.  Simple mathematical models with very complicated dynamics , 1976, Nature.

[4]  Karim Ansari-Asl,et al.  A New Approach to Analysis and Design of Chaos-Based Random Number Generators Using Algorithmic Converter , 2016, Circuits Syst. Signal Process..

[5]  Rafael Benítez,et al.  A wavelet-based tool for studying non-periodicity , 2010, Comput. Math. Appl..

[6]  Ahmed S. Elwakil,et al.  Hardware Optimized FPGA Implementations of High-Speed True Random Bit Generators Based on Switching-Type Chaotic Oscillators , 2018, Circuits Syst. Signal Process..

[7]  Ihsan Pehlivan,et al.  Implementation of FPGA-based real time novel chaotic oscillator , 2014 .

[8]  Ángel Rodríguez-Vázquez,et al.  A switched‐capacitor skew‐tent map implementation for random number generation , 2017, Int. J. Circuit Theory Appl..

[9]  C. P. Unsworth,et al.  Fast synchronisation of chaotic maps for secure chaotic communications , 2010 .

[10]  Markus Dichtl.  Bad and Good Ways of Post-processing Biased Physical Random Numbers , 2007, FSE.

[11]  Steven Trimberger,et al.  Analysis of Data Remanence in a 90nm FPGA , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  I. Pehlivan,et al.  Secure image encryption algorithm design using a novel chaos based S-Box , 2017 .

[13]  Luigi Fortuna,et al.  Memristive Chaotic Circuits Based on Cellular nonlinear Networks , 2012, Int. J. Bifurc. Chaos.

[14]  Tao Xiang,et al.  True random number generation from mobile telephone photo based on chaotic cryptography , 2009 .

[15]  Cuauhtemoc Mancillas-López,et al.  Hardware implementation of pseudo-random number generators based on chaotic maps , 2017 .

[16]  uz,et al.  Truly random number generators based on non-autonomous continuous-time chaos , 2010 .

[17]  Luigi Fortuna,et al.  Essentials of Nonlinear Circuit Dynamics with MATLAB® and Laboratory Experiments , 2017 .

[18]  Kwok-Wo Wong,et al.  A true random number generator based on mouse movement and chaotic cryptography , 2009 .

[19]  S. Vaidyanathan,et al.  A new 4-D chaotic hyperjerk system, its synchronization, circuit design and applications in RNG, image encryption and chaos-based steganography , 2018 .

[20]  L. Chua,et al.  Canonical realization of Chua's circuit family , 1990 .

[21]  Arif Gülten,et al.  Chaotic cellular neural network-based true random number generator , 2017, Int. J. Circuit Theory Appl..

[22]  Riccardo Bernardini,et al.  A fully integrated 8-bit, 20 MHz, truly random numbers generator, based on a chaotic system , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).