Reconfigurable Network on Chip Architecture for Aerospace Applications

A fault tolerant network on chip (FT-NoC) system with reconfigurable architecture for aerospace applications is proposed. Applying different types of redundancy on chip increases reliability, efficiency and effectiveness of the NoC and, at large, the aircraft control system itself. The central theme is the application of redundancy to tolerate hardware faults in the processor cores of the NoC system’s functional units. Second theme is the implementation of an application-specific configuration topology for the aircraft control system. The elements inside the chip are designed by considering reliability, fault tolerance and power consumption. Time, information and structural redundancies are implemented to achieve tolerance against potential permanent or transient faults. The proposed NoC system benefits aircraft control systems through higher reliability, parallelism in wire speed, reconfigurability of hardware for real time data processing, and also by lowering power consumption.

[1]  Wang Qi,et al.  Simulation and performance analysis of network on chip architectures using OPNET , 2007, 2007 7th International Conference on ASIC.

[2]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[3]  Igor Schagaev,et al.  Reliability of malfunction tolerance , 2008, 2008 International Multiconference on Computer Science and Information Technology.

[4]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[5]  Luca Benini,et al.  Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.

[6]  Janusz Zalewski,et al.  Redundancy classification for fault tolerant computer design , 2001, 2001 IEEE International Conference on Systems, Man and Cybernetics. e-Systems and e-Man for Cybernetics in Cyberspace (Cat.No.01CH37236).

[7]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[8]  Michael Welzl,et al.  A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip , 2007, Fourth International Conference on Information Technology (ITNG'07).

[9]  Todd M. Austin,et al.  A fault tolerant approach to microprocessor design , 2001, 2001 International Conference on Dependable Systems and Networks.

[10]  Giovanni De Micheli,et al.  Self-calibrating networks-on-chip , 2005, 2005 IEEE International Symposium on Circuits and Systems.