An 8×8 nRERL serial multiplier for ultra-low-power aplications
暂无分享，去创建一个
The test chip was fabricated with the help of IDEC
program of KAIST, Taejon, Korea. This paper was sup-
ported by NON DIRECTED RESEARCH FUND, Korea
Research Foundation,throught Inter-university Semicon-
ductor Research Center, Seoul National University, Seoul,
Korea, from 1996 to 1999.
[1] Soo-Ik Chae,et al. A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems , 1999 .
[2] Soo-Ik Chae,et al. nMOS reversible energy recovery logic for ultra-low-energy applications , 2000, IEEE Journal of Solid-State Circuits.
[3] Keshab K. Parhi. A systematic approach for design of digit-serial signal processing architectures , 1991 .
[4] Joonho Lim,et al. Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications , 1999 .