Analyzing the Influence of the Angles of Incidence and Rotation on MBU Events Induced by Low LET Heavy Ions in a 28-nm SRAM-Based FPGA

This paper shows the impact of low linear energy transfer heavy ions on the reliability of 28-nm Bulk static random access memory (RAM) cells from Artix-7 field-programmable gate array. Irradiation tests on the ground showed significant differences in the multiple bit upset cross section of configuration RAM and block RAM memory cells under various angles of incidence and rotation of the device. Experimental data are analyzed at transistor level by using the single-event effect prediction tool called multiscale single-event phenomenon prediction platform coupled with SPICE simulations.

[1]  L. Nagel,et al.  SPICE (Simulation Program with Integrated Circuit Emphasis) , 1973 .

[2]  J. Ziegler,et al.  SRIM – The stopping and range of ions in matter (2010) , 2010 .

[3]  J. Sudijono,et al.  High Performance Transistors Featured in an Aggressively Scaled 45nm Bulk CMOS Technology , 2007, 2007 IEEE Symposium on VLSI Technology.

[4]  Heather Quinn,et al.  A Method and Case Study on Identifying Physically Adjacent Multiple-Cell Upsets Using 28-nm, Interleaved and SECDED-Protected Arrays , 2014, IEEE Transactions on Nuclear Science.

[5]  Fernanda Lima Kastensmidt,et al.  Analyzing the influence of the angles of incidence on SEU and MBU events induced by low LET heavy ions in a 28-nm SRAM-based FPGA , 2016, 2016 16th European Conference on Radiation and Its Effects on Components and Systems (RADECS).

[6]  J. F. Ziegler,et al.  Stopping and Range of Ions in Matter SRIM-2003 , 2003 .

[7]  G. Hubert,et al.  Operational SER Calculations on the SAC-C Orbit Using the Multi-Scales Single Event Phenomena Predictive Platform (MUSCA ${\rm SEP}^{3}$) , 2009, IEEE Transactions on Nuclear Science.

[8]  Adam R. Duncan,et al.  Electron-Induced Single-Event Upsets in 45-nm and 28-nm Bulk CMOS SRAM-Based FPGAs Operating at Nominal Voltage , 2015, IEEE Transactions on Nuclear Science.

[9]  Dagan White,et al.  Considerations Surrounding Single Event Effects in FPGAs, ASICs, and Processors , 2011 .

[10]  L. E. Seixas,et al.  Experimental setup for Single Event Effects at the São Paulo 8UD Pelletron Accelerator , 2014 .

[11]  Shah M. Jahinuzzaman.  Modeling and Mitigation of Soft Errors in Nanoscale SRAMs , 2008 .

[12]  M. Caffrey,et al.  Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device , 2007, 2007 IEEE Radiation Effects Data Workshop.

[13]  C.C. Chen,et al.  A highly manufacturable 28nm CMOS low power platform technology with fully functional 64Mb SRAM using dual/tripe gate oxide process , 2006, 2009 Symposium on VLSI Technology.

[14]  H.J. Tausch.  Simplified Birthday Statistics and Hamming EDAC , 2009, IEEE Transactions on Nuclear Science.

[15]  P. Graham,et al.  Radiation-induced multi-bit upsets in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[16]  R A Reed,et al.  SEU Prediction From SET Modeling Using Multi-Node Collection in Bulk Transistors and SRAMs Down to the 65 nm Technology Node , 2011, IEEE Transactions on Nuclear Science.

[17]  Manoj Sachdev,et al.  An SRAM weak cell fault model and a DFT technique with a programmable detection threshold , 2004, 2004 International Conferce on Test.

[18]  Guillaume Hubert,et al.  Single-Event Transient Modeling in a 65-nm Bulk CMOS Technology Based on Multi-Physical Approach and Electrical Simulations , 2013, IEEE Transactions on Nuclear Science.

[19]  peixiong zhao,et al.  The Impact of Delta-Rays on Single-Event Upsets in Highly Scaled SOI SRAMs , 2010, IEEE Transactions on Nuclear Science.