Manufacturing Challenges in Double Patterning Lithography
暂无分享,去创建一个
We present experimental and simulation results from investigating critical issues challenging Double Patterning lithography capability to meet manufacturing requirements for 45 nm 1/2 pitch on 0.93 NA lithography system. Simulations of lithography alternatives for positive and negative patterning processes based on focus-exposure metrics show that dual-line positive process has focus and exposure dose latitudes meeting manufacturing requirements. We introduced an innovative method to calculate double patterning CDU budgets based on defining CD from its edges and pooling CD variance from two adjacent patterns. We achieved experimental double patterning minimum resolution of 40 /2 pitch on 0.93NA system, which equals 0.19kl. Predictive simulations indicate that double patterning overlay budget should be 70% or lower compared to single exposure application. Experimental overlay measurements on wafers exposed on state of the art 0.93NA system demonstrate current capability of ges 6 nm overlay with 53% probability to meet 4 nm overlay in single exposure applications and 30% probability to meet 4 nm overlay in a double patterning applications.
[1] Chang-Moon Lim,et al. Positive and negative tone double patterning lithography for 50nm flash memory , 2006, SPIE Advanced Lithography.
[2] M. Van Hove,et al. Double patterning scheme for sub-0.25 k1 single damascene structures at NA=0.75, λ=193nm , 2004, SPIE Advanced Lithography.