Effect of interface trap distribution on SiC-based power MOS device and circuit characteristics