A through-wafer interconnect in silicon for RFICs

In order to minimize ground inductance in RFICs, we have developed a high-aspect ratio, through-wafer interconnect (or substrate via) in silicon that features a silicon nitride barrier liner and completely filled Cu core. We have fabricated vias with a nominal aspect ratio of 30 and verified the integrity of the insulating liner in vias with an aspect ratio of eight. The inductance of vias with nominal aspect ratios between three and 30 approach the theoretically expected values. This interconnect technology was exploited in a novel Faraday cage structure for substrate crosstalk suppression in system-on-chip applications. The isolation structure consists of a ring of grounded vias that surrounds sensitive or noisy portions of a chip. This Faraday cage structure has shown noise suppression of 30 dB at 10 GHz and 16 dB at 50 GHz at a distance of 100 /spl mu/m when compared to the reference structure.

[1]  Chao-Kun Hu,et al.  Copper interconnections and reliability , 1998 .

[2]  M. Schmidt,et al.  Characterization of a Time Multiplexed Inductively Coupled Plasma Etcher , 1999 .

[3]  R. A. Pucel,et al.  Design Considerations for Monolithic Microwave Circuits , 1981 .

[4]  K. Joardar,et al.  Signal isolation in BiCMOS mixed mode integrated circuits , 1995, Proceedings of Bipolar/Bicmos Circuits and Technology Meeting.

[5]  H. Suzuki,et al.  GaAs microwave power FET , 1976, IEEE Transactions on Electron Devices.

[6]  J. Scholvin,et al.  A Faraday cage isolation structure for substrate crosstalk suppression , 2001, IEEE Microwave and Wireless Components Letters.

[7]  J.A. del Alamo,et al.  An equivalent circuit model for a Faraday cage substrate crosstalk isolation structure , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[8]  A. Matsuzawa,et al.  RF-SoC-expectations and required conditions , 2002 .

[9]  J. A. del Alamo,et al.  An insulator-lined silicon substrate-via technology with high aspect ratio , 2001 .

[10]  T. Kenny,et al.  Process compatible polysilicon-based electrical through-wafer interconnects in silicon substrates , 2002 .

[11]  H. Schellevis,et al.  High aspect ratio through-wafer interconnections for 3D-microsystems , 2003, The Sixteenth Annual International Conference on Micro Electro Mechanical Systems, 2003. MEMS-03 Kyoto. IEEE.

[12]  W. Oldham,et al.  Reliability of copper metallization on silicon-dioxide , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[13]  R. Pucel,et al.  Modeling via hole grounds in microstrip , 1991, IEEE Microwave and Guided Wave Letters.

[14]  M. Bain,et al.  Ultralow silicon substrate noise crosstalk using metal Faraday cages in an SOI technology , 2004, IEEE Transactions on Electron Devices.

[15]  Pasqualina M. Sarro,et al.  A micromachining post-process module for RF silicon technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[16]  H. Baltes,et al.  Fabrication technology for wafer through-hole interconnections and three-dimensional stacks of chips and wafers , 1994, Proceedings IEEE Micro Electro Mechanical Systems An Investigation of Micro Structures, Sensors, Actuators, Machines and Robotic Systems.

[17]  P. Nuechter,et al.  Via hole technology for microstrip transmission lines and passive elements on high resistivity silicon , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[18]  C. Quate,et al.  Ultra-Low Resistance, Through-Wafer Via (TWV) Technology and Its Applications in Three Dimensional Structures on Silicon , 1998 .

[19]  Glenn A. Rinne,et al.  Passivation schemes for copper/polymer thin film interconnections used in multichip modules , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[20]  S. Wong,et al.  Ultra-Low Resistance, Through-Wafer Via (TWV) Technology and Its Applications in Three Dimensional Structures on Silicon , 1998 .

[21]  K.A. Jenkins,et al.  The importance of distributed grounding in combination with porous Si trenches for the reduction of RF crosstalk through p/sup -/ Si substrate , 2003, IEEE Electron Device Letters.

[22]  T. Tanaka,et al.  A novel fabrication process of surface via-holes for GaAs power FETs , 1998, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260).

[23]  E.P. van de Ven,et al.  Advantages of dual frequency PECVD for deposition of ILD and passivation films , 1990, Seventh International IEEE Conference on VLSI Multilevel Interconnection.

[24]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .

[25]  T. R. Anthony,et al.  Forming electrical interconnections through semiconductor wafers , 1981 .

[26]  Chik Patrick Yue,et al.  On-chip RF isolation techniques , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[27]  Bor-Yuan Hwang,et al.  Comparison of Soi Versus Bulk Silicon Substrate Crosstalk Properties for Mixed-Mode IC's , 1992, 1992 IEEE International SOI Conference.