The current-steering DACs are commonly used in generating high-frequency signals [1–4]. A current-steering DAC comprises current cells of various sizes. Each of them contains a current source and a current switch. The DAC static linearity, specified as differential nonlinearity (DNL) and integral nonlinearity (INL), is mainly determined by the mutual matching and the output resistance of the current sources. The DAC also exhibits dynamic distortion. It is manifested as spurious-free dynamic range (SFDR) degradation. The SFDR decreases rapidly with increasing input frequency. There are two major sources of dynamic distortion, code-dependent switching transients (CDST) and code-dependent output-loading variation (CDLV). Switching transients are temporal disturbances in DAC output when the current switches in current cells make transitions. The output loading of a DAC varies when the output impedances of current cells change due to the transposition of their current switches. This DAC applies a digital random return-to-zero (DRRZ) technique to mitigate the CDST effect. Compact current cells are designed to minimize the CDLV effect. The current mismatches of the current cells are corrected by background calibration.
[1]
R. Adams,et al.
A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications
,
2004,
2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[2]
D. Leenaerts,et al.
A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18μm CMOS
,
2005,
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3]
Xiaodong Liu,et al.
A 12b 2.9GS/s DAC with IM3 ≪−60dBc beyond 1GHz in 65nm CMOS
,
2009,
2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4]
K. Poulton,et al.
A 1.2GS/s 15b DAC for precision signal generation
,
2005,
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..