Merged capacitor switching based SAR ADC with highest switching energy-efficiency

A modified merged capacitor switching (MCS) scheme is proposed for the successive approximation register (SAR) analogue-to-digital converter (ADC). The conventional MCS technique previously applied to a pipelined ADC improves signal processing speed and, with use in the SAR ADC, this scheme achieves lowest switching energy among existing switching schemes. The MCS scheme achieves 93.4% less switching energy as compared to the conventional architecture.

[1]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[2]  Seung-Hoon Lee,et al.  A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[5]  S. Godsill,et al.  The Institution of Engineering and Technology Seminar on Target Tracking and Data Fusion , 2008 .

[6]  Sanroku Tsukamoto,et al.  A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS , 2009, 2009 IEEE Asian Solid-State Circuits Conference.