Multi-level synthesis on PALs

This paper presents a decomposition method for logic mapping on PALs. It addresses a large variety of PALs. For functions having too many variables, a novel approach based on algebraic divisions is proposed. It is followed by an interesting reinjection phase tending to suppress unuseful decompositions. Both critical path and PAL numbers are optimised.<<ETX>>

[1]  R. Brayton.  Factoring logic functions , 1987 .

[2]  Kotagiri Ramamohanarao,et al.  Automatic Synthesis of Boolean Equations Using Programmable Array Logic , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Pascal Sicard.  Nouvelles méthodes de synthèse logique , 1988 .

[4]  Michel Dagenais,et al.  The McBoole Logic Minimizer , 1985, DAC 1985.

[5]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[6]  Nripendra N. Biswas,et al.  An algorithm for multiple output minimization , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  L. B. Nguyen,et al.  PALMINI-Fast Boolean Minimizer for Personal Computer , 1987, 24th ACM/IEEE Design Automation Conference.

[8]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.