Automatic generation of a simulation compiler by a HW/SW codesign system

An ISA (instruction set architecture) simulator is an indispensable tool for the design, development and customization of new processors. ISA simulators provide various features such as checking instruction behavior and/or estimating performance and chip size for a target processor. Due to the increasing complexity of chip architecture and time to market pressure, performance becomes one of the most important features for ISA simulators. This paper describes a technique for automatic generation of a simulation compiler that translates a target code into a host code, by a HW/SW codesign system. We proposed an indirect approach for the simulation compiler; whereby, an execution file of a target processor is modeled in the C language and translated into the execution file of the host machine using a compiler. An advantage of our approach is the ability of the compiler on the host machine to easily translate a target code into host codes.

[1]  Nikil D. Dutt,et al.  Instruction set compiled simulation: a technique for fast and flexible instruction set simulation , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Srinivas Devadas,et al.  A methodology for accurate performance evaluation in architecture exploration , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[4]  Nikil D. Dutt,et al.  V-SAT: a visual specification and analysis tool for system-on-chip exploration , 2001, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[5]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  Mendel Rosenblum,et al.  Embra: fast and flexible machine simulation , 1996, SIGMETRICS '96.

[7]  David Keppel,et al.  Shade: a fast instruction-set simulator for execution profiling , 1994, SIGMETRICS.

[8]  S. Kobayasyhi,et al.  A Complier Generation Method for HW/SW Codesing Based on Configurable Processors , 2002 .

[9]  Heinrich Meyr,et al.  Compiled HW/SW co-simulation , 1996, DAC '96.

[10]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  Lehrstuhl Informatik Xii.  The MIMOLA Language Version 4.1 , 1994 .

[12]  Minoru Uehara,et al.  ISA based system design language in HW/SW co-design environment , 2002, Proceedings 13th IEEE International Workshop on Rapid System Prototyping.

[13]  Nikil D. Dutt,et al.  V-SAT: A visual specification and analysis tool for system-on-chip exploration , 2001, J. Syst. Archit..

[14]  Rainer Leupers,et al.  A universal technique for fast and flexible instruction-set architecture simulation , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Yoshinori Takeuchi,et al.  Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa) , 2000 .

[16]  Daniel D. Gajski,et al.  A retargetable, ultra-fast instruction set simulator , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[17]  Alexandru Nicolau,et al.  EXPRESSION: An ADL for system level design exploration , 1998 .

[18]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[19]  Heinrich Meyr,et al.  A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[20]  Heinrich Meyr,et al.  Generating production quality software development tools using a machine description language , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.