Tanlock loop noise reduction using an optimised phase detector

This article proposes a time-delay digital tanlock loop (TDTL), which uses a new phase detector (PD) design that is optimised for noise reduction making it amenable for applications that require wide lock range without sacrificing the level of noise immunity. The proposed system uses an improved phase detector design which uses two phase detectors; one PD is used to optimise the noise immunity whilst the other is used to control the acquisition time of the TDTL system. Using the modified phase detector it is possible to reduce the second- and higher-order harmonics by at least 50% compared with the conventional TDTL system. The proposed system was simulated and tested using MATLAB/Simulink using frequency step inputs and inputs corrupted with varying levels of harmonic distortion. A hardware prototype of the system was implemented using a field programmable gate array (FPGA). The practical and simulation results indicate considerable improvement in the noise performance of the proposed system over the conventional TDTL architecture.

[1]  James A. Crawford.  Advanced Phase-Lock Techniques , 2007 .

[2]  Saleh R. Al-Araji,et al.  Digital Phase Lock Loops: Architectures and Applications , 2006 .

[3]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[4]  R. Tervo,et al.  Analysis of digital tanlock loop with adaptive filtering , 1993, Proceedings of IEEE Pacific Rim Conference on Communications Computers and Signal Processing.

[5]  Boualem Boashash,et al.  A time-delay digital tanlock loop , 2001, IEEE Trans. Signal Process..

[6]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[7]  Javier Valls-Coquillat,et al.  Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications , 2009, J. Signal Process. Syst..

[8]  Saleh R. Al-Araji,et al.  Dual Time Delay Digital Tanlock Loop with improved performance , 2011, 2011 IEEE EUROCON - International Conference on Computer as a Tool.

[9]  Dawei Huang,et al.  The stationary phase error distribution of a digital phase-locked loop , 2000, IEEE Trans. Commun..

[10]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[11]  Beomsup Kim,et al.  PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[12]  Floyd M. Gardner,et al.  Phaselock Techniques: Gardner/Phaselock Techniques , 2005 .

[13]  Saleh R. Al-Araji,et al.  Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels , 2011, Circuits Syst..

[14]  Simon Haykin,et al.  Communication Systems , 1978 .

[15]  Saleh R. Al-Araji,et al.  Synchronization of a Single-phase Photovoltaic Generator With the Low-Voltage Utility Grid , 2012 .

[16]  Daniel Y. Abramovitch,et al.  Phase-locked loops: a control centric tutorial , 2002, Proceedings of the 2002 American Control Conference (IEEE Cat. No.CH37301).

[17]  Kandeepan Sithamparanathan,et al.  Steady state distribution of a hyperbolic digital tanlock loop with extended pull-in range for frequency synchronization in High Doppler environment , 2009, IEEE Trans. Wirel. Commun..

[18]  Chong Un,et al.  Performance Analysis of Digital Tanlock Loop , 1982, IEEE Trans. Commun..

[19]  Zahir M. Hussain.  Convergence behavior of the first-order time-delay digital tanlock loop , 2002, IEEE Communications Letters.

[20]  Saleh R. Al-Araji,et al.  Digital Phase Lock Loops , 2006 .

[21]  Dushan Boroyevich,et al.  Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems , 2011, IEEE Transactions on Industrial Electronics.

[22]  Wayne Wolf,et al.  FPGA-Based System Design , 2004 .

[23]  P. Peebles.  Probability, Random Variables and Random Signal Principles , 1993 .

[24]  Saleh R. Al-Araji,et al.  Digital tanlock loop architecture with no delay , 2012 .