A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation

A novel time-domain bulk-tuned offset cancellation technique is applied to a low-power high-precision dynamic comparator to reduce its input-referred offset with minimal additional power consumption and delay. The design has been fabricated in a commercially available 0.5-μm process. Measurement results of 10 circuits show a reduction of offset standard deviation from 5.415 mV to 50.57 μV, improved by a factor of 107.1. The offset cancellation scheme does not introduce observable offset or noise, and can achieve fast and robust convergence with a wide range of common mode input. Operating at a supply of 5 V and clock frequency of 200 kHz, the comparator together with the OC circuitry consumes 4.65 μW of power, or 23 pJ of energy per comparison.

[1]  Jin Liu,et al.  Bulk Voltage Trimming Offset Calibration for High-Speed Flash ADCs , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Akira Matsuzawa,et al.  A low-offset latched comparator using zero-static power dynamic offset cancellation technique , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[3]  Degang Chen,et al.  Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[5]  Gabor C. Temes,et al.  Low-power and low-offset comparator using latch load , 2011 .

[6]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[7]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Jeremy Holleman,et al.  A low-power dynamic comparator with time-domain bulk-driven offset cancellation , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[9]  John L. Wyatt,et al.  Mismatch sensitivity of a simultaneously latched CMOS sense amplifier , 1991 .

[10]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[11]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[12]  Kaamran Raahemifar,et al.  An overview of design techniques for CMOS phase detectors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  C. Svensson,et al.  A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS , 1994, IEEE J. Solid State Circuits.

[14]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[15]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[16]  Pamela Abshire,et al.  A floating-gate comparator with automatic offset adaptation for 10-bit data conversion , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Sanroku Tsukamoto,et al.  A dynamic offset control technique for comparator design in scaled CMOS technology , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[18]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[19]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[20]  Hui Zhang,et al.  A 1.8-V 770-nW biopotential acquistion system for portable applications , 2009, 2009 IEEE Biomedical Circuits and Systems Conference.

[21]  Rui Paulo Martins,et al.  A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[22]  Jae-Yoon Sim,et al.  A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.

[23]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[24]  Xinzhi Liu,et al.  Robust impulsive synchronization of uncertain dynamical networks , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[27]  Pamela Abshire,et al.  A 1.2-GHz comparator with adaptable offset in 0.35-μm CMOS , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.