Digital correction of dynamic track-and-hold errors providing SFDR ≫ 83 dB up to fin = 470 MHz
暂无分享,去创建一个
[1] John Tsimbinos,et al. Identification And Compensation Of Nonlinear Distortion , 1995 .
[2] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.
[3] C. Grace,et al. A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibration , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[4] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.
[5] P.J. Hurst,et al. A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration , 2004, IEEE Journal of Solid-State Circuits.
[6] Andrew Morgan,et al. A 14-bit 125 MS/s IF/RF sampling pipelined A/D converter , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..
[7] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[8] Borivoje Nikolic,et al. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.