Compiler techniques to reduce the synchronization overhead of GPU redundant multithreading
暂无分享,去创建一个
Rajesh K. Gupta | Dean M. Tullsen | Manish Gupta | Vilas Sridharan | John Kalamatianos | Steven Raasch | Daniel Lowell | D. Tullsen | Vilas Sridharan | S. Raasch | J. Kalamatianos | Rajesh K. Gupta | Manish Gupta | Daniel Lowell | Steven E. Raasch
[1] Babak Falsafi,et al. Fingerprinting: Bounding Soft-Error-Detection Latency and Bandwidth , 2004, IEEE Micro.
[2] J R Neely,et al. ASC Co-design Proxy App Strategy , 2012 .
[3] W. W. PETERSONt,et al. Cyclic Codes for Error Detection * , 2022 .
[4] Muhammad Shafique,et al. ageOpt-RMT: Compiler-driven variation-aware aging optimization for redundant multithreading , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[5] Cheng Wang,et al. Compiler-Managed Software-based Redundant Multi-Threading for Transient Fault Detection , 2007, International Symposium on Code Generation and Optimization (CGO'07).
[6] Scott A. Mahlke,et al. Runtime asynchronous fault tolerance via speculation , 2012, CGO '12.
[7] David I. August,et al. SWIFT: software implemented fault tolerance , 2005, International Symposium on Code Generation and Optimization.
[8] Franck Cappello,et al. Toward Exascale Resilience , 2009, Int. J. High Perform. Comput. Appl..
[9] Philip Koopman,et al. 32-bit cyclic redundancy codes for Internet applications , 2002, Proceedings International Conference on Dependable Systems and Networks.
[10] Mahmut T. Kandemir,et al. Compiler-directed instruction duplication for soft error detection , 2005, Design, Automation and Test in Europe.
[11] Irith Pomeranz,et al. Transient-fault recovery using simultaneous multithreading , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[12] Tipp Moseley,et al. PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures , 2009, IEEE Transactions on Dependable and Secure Computing.
[13] N. Hengartner,et al. Predicting the number of fatal soft errors in Los Alamos national laboratory's ASC Q supercomputer , 2005, IEEE Transactions on Device and Materials Reliability.
[14] Vilas Sridharan,et al. Performance Evaluation of Compiler-based Software RMT in an HSA environment , 2016 .
[15] K ReinhardtSteven,et al. Transient fault detection via simultaneous multithreading , 2000 .
[16] Kevin Skadron,et al. Real-world design and evaluation of compiler-managed GPU redundant multithreading , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
[17] Trevor Mudge,et al. Razor: a low-power pipeline based on circuit-level timing speculation , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[18] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[19] Norbert Wehn,et al. Reliable on-chip systems in the nano-era: Lessons learnt and future trends , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[20] Shubhendu S. Mukherjee,et al. Transient fault detection via simultaneous multithreading , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[21] Aviral Shrivastava,et al. nZDC: A compiler technique for near Zero Silent Data Corruption , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[22] David Blaauw,et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation , 2003, MICRO.
[23] Babak Falsafi,et al. Fingerprinting: bounding soft-error-detection latency and bandwidth , 2004, IEEE Micro.