A source-synchronous double-data-rate parallel optical transceiver IC

Source-synchronous double-data-rate (DDR) signaling is widely used in electrical interconnects to eliminate clock recovery and to double communication bandwidth. This paper describes the design of a parallel optical transceiver integrated circuit (IC) that uses source-synchronous DDR optical signaling. On the transmit side, two 8-b electrical inputs are multiplexed, encoded, and sent over two high-speed optical links. On the receive side, the procedure is reversed to produce two 8-b electrical outputs. The proposed IC integrates analog vertical-cavity surface-emitting lasers (VCSELs), drivers and optical receivers with digital DDR multiplexing, serialization, and deserialization circuits. It was fabricated in a 0.5-/spl mu/m silicon-on-sapphire (SOS) complementary metal-oxide-semiconductor (CMOS) process. Linear arrays of quad VCSELs and photodetectors were attached to the proposed transceiver IC using flip-chip bonding. A free-space optical link system was constructed to demonstrate correct IC functionality. The test results show successful transceiver operation at a data rate of 500 Mb/s with a 250-MHz DDR clock, achieving a gigabit of aggregate bandwidth. While the proposed DDR scheme is well suited for low-skew fiber-ribbon, free-space, and waveguide optical links, it can also be extended to links with higher skew with the addition of skew-compensation circuitry. To the authors' knowledge, this is the first demonstration of parallel optical transceivers that use source-synchronous DDR signaling.

[1]  Holger Karstensen,et al.  Parallel optical interconnection for uncoded data transmission with 1 Gb/s-per-channel capacity, high dynamic range, and low power consumption , 1995 .

[2]  Behzad Razavi,et al.  High-Speed CMOS Circuits for Optical Receivers , 2001 .

[3]  W. S. Hobson,et al.  Vertical-cavity surface-emitting lasers flip-chip bonded to gigabit-per-second CMOS circuits , 1999, IEEE Photonics Technology Letters.

[4]  David V. Plant,et al.  256-channel bidirectional optical interconnect using VCSELs and photodiodes on CMOS , 2000, International Topical Meeting on Optics in Computing.

[5]  Fouad Kiamilev,et al.  A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry , 1999 .

[6]  Tawee Tanbun-Ek,et al.  A systems perspective on digital interconnection technology , 1992 .

[7]  Takashi Yokota,et al.  Optical interconnection subsystem used in the RWC-1 massively parallel computer , 1999 .

[8]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[9]  David V. Plant,et al.  256-channel bidirectional optical interconnect using VCSELs and photodiodes on CMOS , 2001 .

[10]  Henryk Temkin,et al.  Vertical-cavity surface-emitting lasers : design, fabrication, characterization, and applications , 2001 .

[11]  S. Nishimura,et al.  Synchronized parallel optical interconnection subsystem implemented in the RWC-1 massively parallel computer , 1999, IEEE Photonics Technology Letters.

[12]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[13]  S. Siala,et al.  Optical receiver systems for high speed parallel digital data links , 1995 .