A 100 MS/s 4 MHz Bandwidth 70 dB SNR $\Delta \Sigma$ ADC in 90 nm CMOS

This paper describes the results of an implementation of a high speed DeltaSigma ADC in 90 nm CMOS process, which is developed for a direct-conversion digital TV receiver. The DeltaSigma ADC is based on a switched-capacitor fourth-order single-loop DeltaSigma modulator with a 4-bit quantizer. The ADC uses a triple sampling technique and a two-step summation scheme for low power and high speed operation. Also, a digital signal processing block, including a decimation filter, a channel selection filter and a digital programmable gain amplifier (PGA), is implemented in the same process. The decimation filter is based on a polyphase IIR filter with a decimation ratio of 5, while the channel selection filter is based on two path lattice wave digital IIR filter. The ADC achieves 69.95 dB SNR and 66.85 dB SNDR over a 4 MHz bandwidth with a sampling frequency of 100 MHz. The fabricated DeltaSigma ADC and the digital signal processing block occupy 0.53 mm2 and 0.09 mm2, and consume 11.76 mW per channel.

[1]  R. T. Baird,et al.  Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .

[2]  Lajos Gazsi,et al.  Explicit formulas for lattice wave digital filters , 1985 .

[3]  Donghyun Baek,et al.  A Multi-Band Multi-Mode CMOS DirectConversion DVB-H Tuner , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Masato Ito,et al.  A synthesis of variable wave digital filters , 1994 .

[5]  S. Mitra,et al.  Handbook for Digital Signal Processing , 1993 .

[6]  Guillermo A. Jaquenod,et al.  Digital Signal Processing, A Computer Based Approach . 2nd Edition , 2003 .

[7]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[8]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[9]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[10]  Gijs Bosman,et al.  Noise model of gate-leakage current in ultrathin oxide MOSFETs , 2003 .

[11]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .

[12]  Qiuting Huang,et al.  A 25-MS/s 14-b 200-mW /spl Sigma//spl Delta/ Modulator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[13]  B.M.J. Kup,et al.  A DSP-based hearing instrument IC , 1997, IEEE J. Solid State Circuits.

[14]  Michael M. Miyamoto,et al.  A 100-MS/s 4-MHz Bandwidth 77.3-dB SNDR ΔΣ ADC with a Triple Sampling Technique , 2006, IEEE Custom Integrated Circuits Conference 2006.

[15]  T. Saramaki,et al.  Recursive Nth-band digital filters- Part I: Design and properties , 1987 .

[16]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.