Hybrid CMOS / Magnetic Process Design Kit and application to the design of reliable and low-power non-volatile logic circuits
暂无分享,去创建一个
[1] Donatella Sciuto,et al. An adaptive approach for online fault management in many-core architectures , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[2] E. Normand. Single event upset at ground level , 1996 .
[3] Koushik Chakraborty,et al. Mixed-mode multicore reliability , 2009, ASPLOS.
[4] Tipp Moseley,et al. PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures , 2009, IEEE Transactions on Dependable and Secure Computing.
[5] Shubhendu S. Mukherjee,et al. Detailed design and evaluation of redundant multi-threading alternatives , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[6] Engin Ipek,et al. Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).
[7] Yan Ding,et al. Using Redundant Threads for Fault Tolerance of OpenMP Programs , 2010, 2010 International Conference on Information Science and Applications.
[8] Sarita V. Adve,et al. Architectures for online error detection and recovery in multicore processors , 2011, 2011 Design, Automation & Test in Europe.
[9] James E. Smith,et al. Configurable isolation: building high availability systems with commodity multi-core processors , 2007, ISCA '07.