Double-gate SOI devices for low-power and high-performance applications

Double-gate (DG) transistors have emerged as promising devices for nano-scale circuits due to their better scalability compared to bulk CMOS. Among the various types of DG devices, quasi-planar SOI FinFETs are easier to manufacture compared to planar double-gate devices. DG devices with independent gates (separate contacts to back and front gates) have recently been developed. DG devices with symmetric and asymmetric gates have also been demonstrated. Such device options have direct implications at the circuit level. Independent control of front and back gate in DG devices can be effectively used to improve performance and reduce power in sub-50nm circuits. Independent gate control can be used to merge parallel transistors in noncritical paths. This results in reduction in the effective switching capacitance and hence power dissipation. We show a variety of circuits in logic and memory that can benefit from independent gate operation of DG devices. As examples, we show the benefit of independent gate operation in circuits such as dynamic logic circuits, Schmitt triggers, sense amplifiers, and SRAM cells. In addition to independent gate option, we also investigate the usefulness of asymmetric devices and the impact of width quantization and process variations on circuit design.

[1]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[2]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[3]  D. Antoniadis,et al.  Channel profile engineering for MOSFET's with 100 nm channel lengths , 1995 .

[4]  K. Takeuchi,et al.  A study of the threshold voltage variation for ultra-small bulk and SOI CMOS , 2001 .

[5]  Rajiv V. Joshi,et al.  Nanoscale CMOS circuit leakage power reduction by double-gate device , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[6]  J. Kedzierski,et al.  A Fin-type independent-double-gate NFET , 2003, 61st Device Research Conference. Conference Digest (Cat. No.03TH8663).

[7]  J. Bokor,et al.  FinFET-a quasi-planar double-gate MOSFET , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[9]  K. Roy,et al.  A low power four transistor Schmitt Trigger for asymmetric double gate fully depleted SOI devices , 2003, 2003 IEEE International Conference on SOI.

[10]  Kaushik Roy,et al.  Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET , 2005, Sixth international symposium on quality electronic design (isqed'05).

[11]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[12]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[13]  Kaushik Roy,et al.  FinFET SRAM - device and circuit design considerations , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[14]  K. Roy,et al.  Analysis of drain-to-body band-to-band tunneling in double gate MOSFET , 2005, 2005 IEEE International SOI Conference Proceedings.

[15]  K. Roy,et al.  Technology-circuit co-design in width-quantized quasi-planar double-gate SRAM , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[16]  K. Roy,et al.  High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[17]  K. Roy,et al.  Independent gate skewed logic in double-gate SOI technology , 2005, 2005 IEEE International SOI Conference Proceedings.

[18]  E. Nowak,et al.  High-performance symmetric-gate and CMOS-compatible V/sub t/ asymmetric-gate FinFET devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[19]  Chenming Hu,et al.  Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs , 2002 .

[20]  Jerry G. Fossum,et al.  Extremely scaled double-gate CMOS performance projections, including GIDL-controlled off-state current , 1999 .

[21]  C.H. Kim,et al.  Effectiveness of using supply voltage as back-gate bias in ground plane SOI MOSFET , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[22]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[23]  D. Frank,et al.  Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[24]  Kaushik Roy,et al.  Skewed CMOS: noise-tolerant high-performance low-power static circuit family , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Kaushik Roy,et al.  Modeling and analysis of total leakage currents in nanoscale double gate devices and circuits , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[26]  Kok Wai Wong,et al.  Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.

[27]  Saibal Mukhopadhyay,et al.  Modeling and optimization approach to robust and low-power FinFET SRAM design in nanoscale era , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..