Design and implementation of a self-calibrating floating-point analog-to-digital converter

Floating point analog-to-digital converters (FP-ADC) are characterized by a high relative precision, but, in some applications, their absolute precision had to be traded off for speed. This paper presents the architecture, design and implementation of a self-calibrating differential predictive floating point analog-to-digital converter which is characterized by high conversion rates while its precision is kept at high values by additional hardware that periodically performs calibration cycles. Experimental measurements were carried out to test this FP-ADC and the acquired results are presented, as well.

[1]  C. S. Chen,et al.  A 20 b dynamic-range floating-point data acquisition system , 1991 .

[2]  Jiren Yuan,et al.  Realization of a floating-point A/D converter , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  D. U. Thompson,et al.  A 15–bit pipelined floating–point A/D converter , 1999 .

[4]  Giovanni Chiorboli,et al.  Test of subranging A/D converters with digital correction , 1997 .

[5]  J. Piper,et al.  Floating-point analog-to-digital converter , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[6]  Kenzo Watanabe,et al.  An autoranging switched-capacitor analog-to digital converter , 1987, IEEE Transactions on Instrumentation and Measurement.

[7]  Voicu Groza,et al.  Self-calibrating differential predictive floating-point analog-to-digital converter , 2003, Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412).

[8]  Voicu Groza,et al.  Differential predictive floating-point analog-to-digital converter , 2004 .

[9]  Voicu Groza.  Floating-point ADC optimized for acquisition of deterministic signals , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).