Single-chip adaptive FIR filter for acoustic echo canceller board
暂无分享,去创建一个
[1] Roberto Roncella,et al. An example of a new VLSI design style based on systolic macrocells: A high-speed single-chip transversal filter for signal processing applications , 1990, Eur. Trans. Telecommun..
[2] David G. Messerschmitt,et al. Synchronization in Digital System Design , 1990, IEEE J. Sel. Areas Commun..
[3] Roberto Roncella,et al. ASIC-based acoustic echo-canceller board for VME bus , 1992, Eur. Trans. Telecommun..
[4] Marco Annaratone. Digital CMOS Circuit Design , 1986 .
[5] M. Hatamian,et al. Parallel bit-level pipelined VLSI designs for high-speed signal processing , 1987, Proceedings of the IEEE.
[6] Roberto Roncella,et al. A VLSI systolic adder for digital filtering of delta-modulated signals , 1989, IEEE Trans. Acoust. Speech Signal Process..
[7] R. Roncella,et al. A Novel Bit-Level Systolic Array Median Filter , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.
[8] Roberto Saletti,et al. Application of a systolic macrocell-based VLSI design style to the design of a single-chip high-performance FIR filter , 1991 .
[9] Tobias G. Noll. Carry-save architectures for high-speed digital signal processing , 1991, J. VLSI Signal Process..
[10] F. Amano,et al. Echo cancellation and applications , 1990, IEEE Communications Magazine.
[11] John G. McWhirter,et al. Some Systolic Array Developments in the United Kingdom , 1987, Computer.
[12] David A. Hodges,et al. An acoustic echo canceler , 1989 .
[13] Hiroshi Yasukawa,et al. Acoustic echo canceller with high speech quality , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[14] V. Friedman,et al. The implementation of digital echo cancellation in codecs , 1990 .
[15] G. B. Lockhart,et al. Binary transversal filters using recirculating shift registers. , 1973 .