Performance Evaluation of AES algorithm on Supercomputer IMAN1

Advanced Encryption Standard (AES) is one of the most popular encryption algorithms. The algorithm uses a combination of Exclusive-OR operations (XOR), octet substitution with an S-box, row and column rotations, and a Mix Column. In this paper the parallel implementation of AES cryptography algorithm is evaluated and compared in terms of running time, speed up and parallel efficiency. The parallel implementation of AES is implemented using message passing interface (MPI) library, and the results have been conducted using IMAN1 Supercomputer. The experimental results show that the run time of AES algorithm is decreased as the number of processors is increased. Moreover, the speedup for the data size of 16, 32, 64, 128, 256, and 1024-KB is increased when the number of processors is equal to 2, 4, 8, and 16.

[1]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[2]  Ankang Zhang,et al.  Parallel AES algorithm for fast Data Encryption on GPU , 2010, 2010 2nd International Conference on Computer Engineering and Technology.

[3]  Mohammad Qatawneh,et al.  Embedding Binary Tree and Bus into Hex-Cell Interconnection Network , 2011 .

[4]  Mohammad Qatawneh,et al.  SECTION BASED HEX-CELL ROUTING ALGORITHM (SBHCR) , 2015 .

[5]  Mohammad Qatawneh.  New Efficient Algorithm for Mapping Linear Array into Hex-Cell Network , 2016 .

[6]  Mohammad Qatawneh.  Multilayer Hex-Cells: A New Class of Hex-Cell Interconnection Networks for Massively Parallel Systems , 2011, Int. J. Commun. Netw. Syst. Sci..

[7]  Julian Ortega,et al.  Parallelizing AES on multicores and GPUs , 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY.

[8]  King Abdullah,et al.  Performance Evaluation of Parallel Sorting Algorithms on IMAN1 Supercomputer , 2016 .

[9]  Giorgio Di Natale,et al.  A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard , 2009, J. Electron. Test..

[10]  Sanu Mathew,et al.  53 Gbps Native ${\rm GF}(2 ^{4}) ^{2}$ Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors , 2011, IEEE Journal of Solid-State Circuits.

[11]  King Abdullah,et al.  New Routing Algorithm for Hex-Cell Network , 2015 .

[12]  Qatawneh Mohammed.  EMBEDDING LINEAR ARRAY NETWORK INTO THE TREE-HYPERCUBE NETWORK , 2005 .

[13]  Mohit Kumar,et al.  Efficient implementation of Advanced Encryption Standard (AES) for ARM based platforms , 2012, 2012 1st International Conference on Recent Advances in Information Technology (RAIT).