Analyzing the effectiveness of multiple-detect test sets

Multiple-detect test sets have been shown to be effective in lowering defect level. Other researchers have noted that observing the effects of a defect can be controlled by sensitizing affected sites to circuit outputs but defect excitation is inherently probabilistic given a defect’s inherent, unknown nature. As a result, test sets that sensitize every signal line multiple times with varying circuit state has a greater probability of detecting a defect. In past work, the entire circuit is considered when varying circuit state from one vector to another for a given signal line. However, it may be possible to improve defect excitation by exploiting the localized nature of many defect types. Spec$cally, by varying circuit state in the physical region or neighborhood surrounding a line affected by a defect, the defect excitation and therefore detection can be improved. In this paper, we present a method for extracting a physical region surrounding a signal line but more importantly, techniques for analyzing the excitation characteristics of the region. Analysis of 4-detect test sets reveals that 30% to 60% of signal line regions do not achieve at least four unique states, indicating opportunity to further reduce defect level.

[1]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Sreejit Chakravarty,et al.  A scalable and efficient methodology to extract two node bridges from large industrial circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  R. D. Blanton,et al.  Universal test generation using fault tuples , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  M. Ray Mercer,et al.  Defect-Oriented Testing and Defective-Part-Level Prediction , 2001, IEEE Des. Test Comput..

[5]  Scott Davidson,et al.  ITC'99 Benchmark Circuits - Preliminary Results , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Irith Pomeranz,et al.  On n-detection test sets and variable n-detection test sets fortransition faults , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  A. Stamper,et al.  Sub-0.25-micron interconnection scaling: damascene copper versus subtractive aluminum , 1998, IEEE/SEMI 1998 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop (Cat. No.98CH36168).

[8]  Edward J. McCluskey,et al.  Stuck-fault tests vs. actual defects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  Wojciech Maly,et al.  Fault tuples in diagnosis of deep-submicron circuits , 2002, Proceedings. International Test Conference.

[10]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[11]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[12]  Irith Pomeranz,et al.  Stuck-at tuple-detection: a fault model based on stuck-at faults for improved defect coverage , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[13]  Wojciech Maly,et al.  Layout-driven test generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[15]  Hua Xue,et al.  A net-oriented method for realistic fault analysis , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[16]  Edward J. McCluskey,et al.  An evaluation of pseudo random testing for detecting real defects , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[17]  Jochen A. G. Jess,et al.  A net-oriented method for realistic fault analysis , 1993, ICCAD.

[18]  Bernd Becker,et al.  Sequential n-detection criteria: keep it simple! , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[19]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.