Tools for Address-Event-Representation Communication Systems and Debugging

Address-Event-Representation (AER) is a communications protocol for transferring spikes between bio-inspired chips. Such systems may consist of a hierarchical structure with several chips that transmit spikes among them in real time, while performing some processing. To develop and test AER based systems it is convenient to have a set of instruments that would allow to: generate AER streams, monitor the output produced by neural chips and modify the spike stream produced by an emitting chip to adapt it to the requirements of the receiving elements. In this paper we present a set of tools that implement these functions developed in the CAVIAR EU project.

[1]  Bernabé Linares-Barranco,et al.  An arbitrary kernel convolution AER-transceiver chip for real-time image filtering , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[2]  D. Norris.  Report to the National Science Foundation , 1980 .

[3]  Alejandro Linares-Barranco,et al.  Synthetic generation of address-events for real-time image processing , 2003, EFTA 2003. 2003 IEEE Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.03TH8696).

[4]  Vittorio Dante,et al.  PCI-AER hardware and software for interfacing to address-event based neuromorphic systems , 2005 .

[5]  Shih-Chii Liu,et al.  A winner-take-all spiking network with spiking inputs , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..

[6]  Philipp Häfliger,et al.  Spike based learning with weak multi-level static memory , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Bernabé Linares-Barranco,et al.  Inter-spike-intervals Analysis of Poisson Like Hardware Synthetic AER Generation , 2005, IWANN.

[8]  Bernabé Linares-Barranco,et al.  On algorithmic rate-coded AER generation , 2006, IEEE Transactions on Neural Networks.

[9]  Tobi Delbrück,et al.  AER Building Blocks for Multi-Layer Multi-Chip Neuromorphic Vision Systems , 2005, NIPS.

[10]  P. Lichtsteiner,et al.  64x64 Event-Driven Logarithmic Temporal Derivative Silicon Retina , 2005 .

[11]  Bernabé Linares-Barranco,et al.  On synthetic AER generation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[12]  Massimo A. Sivilotti,et al.  Wiring considerations in analog VLSI systems, with application to field-programmable networks , 1992 .

[13]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.