A mathematical formulation to design and implementation of a low voltage swing transceiver circuit

Abstract On switching a transmitter at gigahertz rate, the data at the receiver's end gets distorted in terms of pulse width and voltage due to line loss and dispersion originating from channel electrical characteristics. Signalling using current sources is an established approach for high frequency applications, but different receiver circuits have been proposed to effectively sense the low voltage swings around some reference voltage, V T . At first, the V T is identified at the receiver's input by a unique method and the corresponding value is found to be 0.822 V. Thereafter, a signalling scheme has been proposed to have two different current sources capable of generating a low voltage swing around V T at the receiver's end and at the same time compensating the line loss of the channel. The low voltage swings around V T cause leakage current to increase. The proposed methodology reduces the constant short circuit current due to low voltage swings around V T almost close to 0 from 56 μA for 60 mV swing. The PVT analyses of the V T determination circuit and the proposed signalling scheme indicate the sensitivity of the proposed approach while operated at 1 GHz switching frequency. Further, the crosstalk analysis for a 60 mV swing around V T at 180 nm CMOS process and single ended point to point drivers portrays that the desired s/h (s is the edge to edge space between two traces and h is the corresponding height from the ground plane) has to be greater than 2.3 for crosstalk noise to be below the critical value. Measurements and simulations also indicate that the proposed methodology for terminated design consumes only 1.08 mW for data transfer over point to point interconnects compared to conventional schemes.

[1]  B. Gunning,et al.  A CMOS low-voltage-swing transmission-line transceiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  J. Choma,et al.  Architecture and Implementation of a Low-Power LVDS Output Buffer for High-Speed Applications , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  A. Boni,et al.  LVDS I/O interface for Gb/s-per-pin operation in 0.35-/spl mu/m CMOS , 2001 .

[4]  A. Tajalli,et al.  A Slew Controlled LVDS Output Driver Circuit in 0.18 $\mu$m CMOS Technology , 2009, IEEE Journal of Solid-State Circuits.

[5]  Maryam Shojaei Baghini,et al.  A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  N. Masoumi,et al.  High speed current-mode signalling for interconnects considering transmission line and crosstalk effects , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[7]  Tung-Yang Chen,et al.  Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications , 2002 .

[8]  B.K. Bhattacharyya,et al.  Impact on inter symbol interference (ISI) noise due to simulation error , 2005, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005..

[9]  Pradip Mandal,et al.  Low power LVDS transmitter with low common mode variation for 1GB/s-per pin operation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Tomás Lang,et al.  Working-zone encoding for reducing the energy in microprocessor address buses , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[14]  William J. Dally,et al.  Digital systems engineering , 1998 .

[15]  Marcus van Ierssel,et al.  Signaling capacity of FR4 PCB traces for chip-to-chip communication , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[16]  Ted H. Szymanski,et al.  Low power high speed I/O interfaces in 0.18 /spl mu/m CMOS , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[17]  P. M. Chau,et al.  A 622 MHz stand-alone LVDS driver pad in 0.18-/spl mu/m CMOS , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[18]  J. Silva-Martinez,et al.  Low-voltage low-power LVDS drivers , 2005, IEEE Journal of Solid-State Circuits.