Four computational circuits realized for MOS technology, implementing multiplier/divider, exponential, squaring functions and Euclidean distance will be presented. The multiplier/divider circuit is designed using bulk-driven subthreshold- operated MOS transistors in order to reduce the circuit complexity and to respond, also, to the low-power requirements. The circuit output current is independent on process parameters. A new method for reducing the approximation error caused by a limited expansion in Taylor series of the exponential function will be presented, having the advantage of obtaining a very good frequency response as a result of the operation in saturation of MOS transistors. The MOS implementation of the squaring function based on a new principle using the arithmetic mean of the input potentials, as well as an original realization of the Euclidean distance function independent on technological parameters will be further described.
[1]
Cheng-Chieh Chang,et al.
Current-mode pseudo-exponential circuit with tunable input range
,
2000
.
[2]
Chee Yee Kwok,et al.
A novel multi-input floating-gate MOS four-quadrant analog multiplier
,
1996,
IEEE J. Solid State Circuits.
[3]
Spyridon Vlassis.
CMOS current-mode pseudo-exponential function circuit
,
2001
.
[4]
Igor M. Filanovsky,et al.
CMOS two-quadrant multiplier using transistor triode regime
,
1992
.
[5]
Gaetano Palumbo,et al.
A 1.5 V CMOS voltage multiplier
,
1998,
1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).