Effects of interface traps and oxide traps on gate capacitance of MOS devices with ultrathin (EOT ~ 1 nm) high-κ stacked gate dielectrics