16.1 A 12b 18GS/s RF Sampling ADC with an Integrated Wideband Track-and-Hold Amplifier and Background Calibration

High sample rate ADCs with high input bandwidth and low power consumption enable direct RF sampling, more integration, flexibility and lower cost for communication, instrumentation and other applications. The state of the art of interleaved RF converters enables up to 10GS/s with 12-14b of resolution [1]–[4]. However, to increase the sample rate, the number of interleaved sub-ADCs tends to increase, which degrades the interleaving spurs due to sampling time and bandwidth mismatch, increases the input capacitance, reduces the input bandwidth, and increases the power consumption of the ADC. Randomization of the interleaved sub-ADCs helps alleviate the impact of the interleaving spurs, but that degrades the noise and increases power consumption in a manner that gets progressively worse as the input frequency and number of interleaved sub-ADCs increase [1].

[1]  Qicheng Yu,et al.  A 14-bit 2.5GS/s and 5GS/s RF sampling ADC with background calibration and dither , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[2]  Alonso Morgado,et al.  A 13Bit 5GS/S ADC with Time-Interleaved Chopping Calibration in 16NM FinFET , 2018, 2018 IEEE Symposium on VLSI Circuits.

[3]  Matthew Martin,et al.  A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Ken Nishimura,et al.  16.5 An 8GS/s time-interleaved SAR ADC with unresolved decision detection achieving −58dBFS noise and 4GHz bandwidth in 28nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Phil Brown,et al.  16.7 A 12b 10GS/s interleaved pipeline ADC in 28nm CMOS technology , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).