论文信息 - An experimental analysis of hardening techniques for SRAM-based FPGAs

An experimental analysis of hardening techniques for SRAM-based FPGAs

Triple modular redundancy (TMR) is recognized as one of the possible solutions to harden circuits implemented on SRAM-based FPGAs against soft-errors affecting configuration memory and user memory. Several works already showed cross-section figures confirming the soundness of TMR principle, however some faults still escape the TMR's fault masking mechanism. In this work we analyzed by means of extensive fault-injection experiments the TMR architecture. We identified some of the causes that are responsible for the escaped faults, and we proposed some possible solutions. In our analyses we considered both the TMR and one of its enhanced versions, the XTMR.

L. Sterpone | M. Violante | S. Rezgui

[1] Massimo Violante,et al. Multiple errors produced by single upsets in FPGA configuration memory: a possible solution , 2005, European Test Symposium (ETS'05).

[2] Anthony Salazar,et al. Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .

[3] Alessandro Paccagnella,et al. Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.

[4] L. Sterpone,et al. A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[5] D. Bortolato,et al. Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs” , 2003 .

[6] Charles E. Stroud,et al. BIST-based diagnosis of FPGA interconnect , 2002, Proceedings. International Test Conference.

[7] Paolo Bernardi,et al. On the evaluation of SEU sensitiveness in SRAM-based FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.