Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures
暂无分享,去创建一个
Axel Jantsch | Jun Zhu | Ingo Sander | A. Jantsch | Jun Zhu | I. Sander
[1] E.A. Lee,et al. Synchronous data flow , 1987, Proceedings of the IEEE.
[2] Guang R. Gao,et al. Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks , 2002, J. VLSI Signal Process..
[3] Peter J. Ashenden,et al. Programming models for hybrid FPGA-cpu computational components: a missing link , 2004, IEEE Micro.
[4] Jan Madsen,et al. A System C-Based Abstract Real-Time Operating System Model for Multiprocessor Systems-on-Chips , 2005 .
[5] Sander Stuijk,et al. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[6] Edward A. Lee,et al. Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.
[7] Lothar Thiele,et al. A general framework for analysing system properties in platform-based embedded system designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[8] Edward A. Lee,et al. Software Synthesis from Dataflow Graphs , 1996 .
[9] Axel Jantsch,et al. Performance analysis of reconfiguration in adaptive real-time streaming applications , 2008, 2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia.
[10] Rene L. Cruz,et al. Quality of Service Guarantees in Virtual Circuit Switched Networks , 1995, IEEE J. Sel. Areas Commun..