Critical analysis of 14nm device options

Modeling challenges and solutions for silicon based high performance device options at the 14nm node are presented. A variety of devices are being considered, using a variety of methods to analyze the devices objectively. Partially depleted silicon on insulator (PDSOI) devices are compared against extremely thin (ETSOI) and FinFET devices.

[1]  E. Cartier,et al.  Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering , 2001 .

[2]  S. Laux,et al.  Analysis of quantum ballistic electron transport in ultrasmall silicon devices including space-charge and geometric effects , 2004 .

[3]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[4]  S. Laux,et al.  Monte-Carlo simulation of submicrometer Si n-MOSFETs at 77 and 300 K , 1988, IEEE Electron Device Letters.

[5]  Phil Oldiges,et al.  Modeling of width-quantization-induced variations in logic FinFETs for 22nm and beyond , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[6]  Arvind Kumar,et al.  Silicon CMOS devices beyond scaling , 2006, IBM J. Res. Dev..

[7]  K. Banerjee,et al.  Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.

[8]  T. Ando,et al.  Understanding mobility mechanisms in extremely scaled HfO2 (EOT 0.42 nm) using remote interfacial layer scavenging technique and Vt-tuning dipoles with gate-first process , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[9]  E.J. Nowak,et al.  The effective drive current in CMOS inverters , 2002, Digest. International Electron Devices Meeting,.

[10]  Statistical simulation of metal-gate work-function fluctuation in high-κ/metal-gate devices , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.

[11]  MeiKei Ieong,et al.  Efficient Quantum Correction Model for Multi-dimensional CMOS Simulations , 1998 .

[12]  Massimo V. Fischetti,et al.  Ballistic FET modeling using QDAME: quantum device analysis by modal evaluation , 2002 .

[13]  An Accurate NMOS Mobility Model for 0.25µm MOSFETs , 1995 .

[14]  M. Ieong,et al.  Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[15]  Simulation of phonon-limited mobility for nano-scale Si-based n-type non-planar device under general orientation and stress condition , 2008 .