Signals & Signal Assignments

This chapter discusses the use of signals for component interconnection and process communication. It contains the following sections: • Structural Netlisting • Process Communication • Signal Declaration • Entity Signal Port Declarations • Signal Assignment in a Process • Signal Delay • Sequential Signal Assignment • Simulation Cycle • Simulation and WAIT • Sensitivity List