Novel design for testability schemes for CMOS ICs

The authors present ideas for addressing the problem of detecting non-stuck-at faults in CMOS circuits that cannot be revealed by means of conventional methods (i.e., as logical errors in the steady-state response). Two techniques are proposed for detecting analog faults, particularly those resulting in intermediate voltages along circuit branches due to faulty conductive paths between the power supply and ground. Involving the conversion of analog faults into stuck-ats and the use of distributed testing logic, these techniques are shown to avoid the drawbacks of previous solutions. A method is proposed for online detection of delay faults, so far not yet considered in the context of design-for-testability. All the proposed techniques require little extra hardware and lead to minimal performance degradations. >

[1]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[2]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[3]  Edward McCluskey,et al.  Designing CMOS Circuits for Switch-Level Testability , 1987, IEEE Design & Test of Computers.

[4]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[6]  Yashwant K. Malaiya,et al.  Modeling and Testing for Timing Faults in Synchronous Sequential Circuits , 1984, IEEE Design & Test of Computers.

[7]  S. Koeppe,et al.  Modeling and Simulation of Delay Faults in CMOS Logic Circuits , 1986, International Test Conference.

[8]  Yashwant K. Malaiya,et al.  Testing for Timing Faults in Synchronous Sequential Integrated Circuits , 1983, International Test Conference.

[9]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[10]  M. Ray Mercer,et al.  A method of delay fault test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[11]  Srinivas Devadas.  Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[12]  Bernard Courtois,et al.  Testing CMOS: a challenge , 1983 .