Kerneltron: support vector "machine" in silicon

Detection of complex objects in streaming video poses two fundamental challenges: training from sparse data with proper generalization across variations in the object class and the environment; and the computational power required of the trained classifier running real-time. The Kerneltron supports the generalization performance of a support vector machine (SVM) and offers the bandwidth and efficiency of a massively parallel architecture. The mixed-signal very large-scale integration (VLSI) processor is dedicated to the most intensive of SVM operations: evaluating a kernel over large numbers of vectors in high dimensions. At the core of the Kerneltron is an internally analog, fine-grain computational array performing externally digital inner-products between an incoming vector and each of the stored support vectors. The three-transistor unit cell in the array combines single-bit dynamic storage, binary multiplication, and zero-latency analog accumulation. Precise digital outputs are obtained through oversampled quantization of the analog array outputs combined with bit-serial unary encoding of the digital inputs. The 256 input, 128 vector Kerneltron measures 3 mm/spl times/3mm in 0.5 /spl mu/m CMOS, delivers 6.5 GMACS throughput at 5.9 mW power, and attains 8-bit output resolution.

[1]  Gert Cauwenberghs,et al.  Charge-mode parallel architecture for vector-matrix multiplication , 2001 .

[2]  Alan H. Kramer.  Array-based analog computation , 1996, IEEE Micro.

[3]  A. Chiang,et al.  A programmable CCD signal processor , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[4]  E. Dijkstra,et al.  On configurable oversampled A/D converters , 1993 .

[5]  Hichem Sahbi,et al.  Face detection using coarse-to-fine support vector classifiers , 2002, Proceedings. International Conference on Image Processing.

[6]  Tomaso A. Poggio,et al.  Regularization Theory and Neural Networks Architectures , 1995, Neural Computation.

[7]  M. J. Howes,et al.  Charge-coupled devices and systems , 1979 .

[8]  Tomaso A. Poggio,et al.  A general framework for object detection , 1998, Sixth International Conference on Computer Vision (IEEE Cat. No.98CH36271).

[9]  Gert Cauwenberghs,et al.  Massively parallel mixed-signal vlsi kernel machines , 2003 .

[10]  Gert Cauwenberghs,et al.  Charge-mode parallel architecture for matrix-vector multiplication , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[11]  A. M. Chiang.  A CCD programmable signal processor , 1990 .

[12]  Amnon Yariv,et al.  A parallel analog CCD/CMOS neural network IC , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[14]  Bernhard E. Boser,et al.  A training algorithm for optimal margin classifiers , 1992, COLT '92.

[15]  John C. Platt,et al.  Fast training of support vector machines using sequential minimal optimization, advances in kernel methods , 1999 .

[16]  Gert Cauwenberghs,et al.  Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines , 2001, NIPS.

[17]  Vladimir N. Vapnik,et al.  The Nature of Statistical Learning Theory , 2000, Statistics for Engineering and Information Science.

[18]  Bernhard Schölkopf,et al.  Comparing support vector machines with Gaussian kernels to radial basis function classifiers , 1997, IEEE Trans. Signal Process..

[19]  Davide Anguita,et al.  Circuital implementation of support vector machines , 1998 .

[20]  Gert Cauwenberghs,et al.  Delta-sigma algorithmic analog-to-digital conversion , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[21]  Federico Girosi,et al.  Training support vector machines: an application to face detection , 1997, Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition.

[22]  Ramesh Harjani,et al.  FRC: a method for extending the resolution of Nyquist rate converters using oversampling , 1998 .

[23]  Tomaso A. Poggio,et al.  Pedestrian detection using wavelet templates , 1997, Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition.

[24]  Gert Cauwenberghs,et al.  Silicon Support Vector Machine with On-Line Learning , 2003, Int. J. Pattern Recognit. Artif. Intell..

[25]  S. Sathiya Keerthi,et al.  A fast iterative nearest point algorithm for support vector machine classifier design , 2000, IEEE Trans. Neural Networks Learn. Syst..

[26]  Massimiliano Pontil,et al.  Properties of Support Vector Machines , 1998, Neural Computation.

[27]  Gert Cauwenberghs,et al.  Incremental and Decremental Support Vector Machine Learning , 2000, NIPS.

[28]  Volnei A. Pedroni,et al.  Pattern matching and parallel processing with CCD technology , 1992, [Proceedings 1992] IJCNN International Joint Conference on Neural Networks.