A design for software defined M-PSK radio on FPGA for low SNRs and symbol rates upto 10MS/s

In this paper we present an architecture for a software defined M-PSK (M=2, 4, 8) receiver which was prototyped to handle real world satellite signals of Eb/N0 up to 4dB for BPSK and QPSK and up to 6dB for 8-PSK using only 2 samples per symbol. This design supports symbol rates between 32kS/s and 10MS/s. We also present the BER curves of the demodulator designed and the approach we took to obtain them. This infrastructure is scalable to any kind of real time software radio development and aids rapid development on FPGA.

[1]  Floyd M. Gardner,et al.  A BPSK/QPSK Timing-Error Detector for Sampled Receivers , 1986, IEEE Trans. Commun..

[2]  Floyd M. Gardner,et al.  Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..

[3]  S. Pasupathy,et al.  Error rate monitoring for digital communications , 1982, Proceedings of the IEEE.

[4]  Michael Rice,et al.  Digital Communications: A Discrete-Time Approach , 2008 .

[5]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..

[6]  Wayne Luk,et al.  A hardware Gaussian noise generator using the Box-Muller method and its error analysis , 2006, IEEE Transactions on Computers.

[7]  Juan F. Sevillano,et al.  Enhanced implementation of blind carrier frequency estimators for QPSK satellite receivers at low SNR , 2005, IEEE Trans. Consumer Electron..

[8]  Jean-Luc Danger,et al.  Design and performance analysis of a high speed AWGN communication channel emulator , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).