论文信息 - VLSI compressor design with applications to digital neural networks

VLSI compressor design with applications to digital neural networks

A key problem for implementing high-performance, high-capacity digital neural networks (DNN) is to design effective VLSI compressors to reduce the impact of carry propagation of large data matrix. In this paper, such a compressor design based on complex complementary pass-transistor logic (C/sup 2/PL) is presented. Some types of 3-2 compressors in C/sup 2/PL are implemented and a number of experiments are conducted to optimize their performance. Two typical building blocks, 4-2 and 7-3 compressors, are developed and their DNN applications are discussed. Compared with the complementary pass-transistor logic (CPL) and the conventional direct logic (CDL), our simulations show that the C/sup 2/PL compressors have the best performance in power, delay and number of transistors.

David Zhang | Mohamed I. Elmasry

[1] E.E. Swartzlander,et al. Digital neural network implementation , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].

[2] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[3] Mohamed I. Elmasry,et al. VLSI Artificial Neural Networks Engineering , 1994 .

[4] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[5] M. Nagamatsu,et al. A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[6] Peter W. Cook,et al. Second-generation RISC floating point with multiply-add fused , 1990 .

[7] Takayasu Sakurai,et al. A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.