Architectural Design and Implementation of an FPGA Softcore Based Speech Recognition System
暂无分享,去创建一个
[1] Scott A. Mahlke,et al. Architectural optimizations for low-power, real-time speech recognition , 2003, CASES '03.
[2] Zhen Fang,et al. A low-power accelerator for the SPHINX 3 speech recognition system , 2003, CASES '03.
[3] Eric A. Brewer,et al. Hardware speech recognition for user interfaces in low cost, low power devices , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[4] Daniel A. Connors,et al. Analysis of hardware acceleration in reconfigurable embedded systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[5] Frank Vahid,et al. A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning , 2005, Design, Automation and Test in Europe.
[6] Kurt Keutzer,et al. An FPGA-based soft multiprocessor system for IPv4 packet forwarding , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[7] Doug Burger,et al. A characterization of speech recognition on modern computer systems , 2001 .