A SDM-TDM based circuit-switched router for on-chip networks

This paper proposes a circuit-switched router which combines Spatial Division Multiplexing “SDM” and Time Division Multiplexing “TDM” in order to increase path diversity in the router while sharing channels among multiple connections. In this way, the probability of establishing paths through the network is increased, thereby significantly reducing contention in the network. Furthermore, Quality of Service “QoS” is easily guaranteed. The proposed router was synthesized on an FPGA and results show that a practicable network-on-chip “NoC” can be built with the proposed router architecture. Simulation results show an increase of the probability of establishing paths through the network.

[1]  Timo Hämäläinen,et al.  HIBI Communication Network for System-on-Chip , 2006, J. VLSI Signal Process..

[2]  Brent Nelson,et al.  PNoC: a flexible circuit-switched NoC for FPGA-based systems , 2006 .

[3]  Manfred Glesner,et al.  Networks-On-Chip Based on Dynamic Wormhole Packet Identity Mapping Management , 2009, VLSI Design.

[4]  Zeljko Zilic,et al.  A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[5]  Mikko H. Lipasti,et al.  Circuit-Switched Coherence , 2007, IEEE Comput. Archit. Lett..

[6]  Jean-Didier Legat,et al.  A hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications , 2012, 10th IEEE International NEWCAS Conference.

[7]  William J. Dally,et al.  Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.

[8]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[9]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[10]  Luca Benini,et al.  Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.

[11]  Jörg Henkel,et al.  QoS-supported On-chip Communication for Multi-processors , 2007, International Journal of Parallel Programming.

[12]  Haytham Elmiligi,et al.  Networks-on-Chips: Theory and Practice , 2009 .

[13]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Diederik Verkest,et al.  Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[15]  Kees G. W. Goossens,et al.  The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.

[16]  Jean-Didier Legat,et al.  A Hybrid Router Combining SDM-Based Circuit Swictching with Packet Switching for On-chip Networks , 2010, 2010 International Conference on Reconfigurable Computing and FPGAs.

[17]  Manfred Glesner,et al.  New Theory for Deadlock-Free Multicast Routing in Wormhole-Switched Virtual-Channelless Networks-on-Chip , 2011, IEEE Transactions on Parallel and Distributed Systems.

[18]  Timo Hämäläinen,et al.  HIBI-based multiprocessor SoC on FPGA , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[19]  Dake Liu,et al.  SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[20]  Jean-Didier Legat,et al.  Combining circuit and packet switching with bus architecture in a NoC for real-time applications , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[21]  Kees G. W. Goossens,et al.  Aelite: A flit-synchronous Network on Chip with composable and predictable services , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.