The Discrete Wavelet Transform (DWT) and the Embedded Block Coding with Optimized Truncation (EBCOT) account for most of the workload in JPEG2000 encoding. This paper presents a new hardware & software co-design that improves the JPEG2000 encoder’s performance while keep its flexibility by replacing the DWT and the EBCOT with hardware accelerators. In order to further improve the performance, the DWT and the EBCOT are integrated each other to achieve more efficient parallelism of the JPEG2000 coprocessor. The experiment was done on the Altera Stratix II FPGA development board. The experimental results show that this approach can achieve 72% reduction in total encoding time by replacing the two software modules with hardware modules. Considering the code flow between the DWT and EBCOT and integrating them, this approach can achieve extra 16% saving. Keywords-JPEG2000 encoder; DWT; EBCOT; co-design
[1]
Bing-Fei Wu,et al.
Analysis and architecture design for high performance JPEG2000 coprocessor
,
2004,
2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[2]
Chaitali Chakrabarti,et al.
A VLSI architecture for lifting-based forward and inverse wavelet transform
,
2002,
IEEE Trans. Signal Process..
[3]
Liang-Gee Chen,et al.
Memory analysis and architecture for two-dimensional discrete wavelet transform
,
2004,
2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[4]
Chein-Wei Jen,et al.
Optimal data transfer and buffering schemes for JPEG2000 encoder
,
2003,
2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).