Software-based BIST for Analog to Digital Converters in SoC

Embedded software based self testing has recently become focus of intense research for microprocessor and memories in SoC. In this paper, we used the testing microprocessor and memory for developing software-based self-testing of analog to digital converters in SoC. The advantage of this methodology include at speed testing, low cost, and small test time. Simulation results show that the proposed method can detect not only catastrophic faults but also some parametric faults.

[1]  Sujit Dey,et al.  DEFUSE: a deterministic functional self-test methodology for processors , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[2]  Yervant Zorian,et al.  Instruction-Based Self-Testing of Processor Cores , 2003, J. Electron. Test..

[3]  Sungho Kang,et al.  Code-width testing-based compact ADC BIST circuit , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Sungho Kang,et al.  Efficient BIST scheme for A/D converters , 2005 .

[6]  Florence Azaïs,et al.  Hardware resource minimization for histogram-based ADC BIST , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  Kwang-Ting Cheng,et al.  On testing the path delay faults of a microprocessor using its instruction set , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Ye Yi-zheng,et al.  Optimal Schemes for ADC BIST Based on Histogram , 2005, 14th Asian Test Symposium (ATS'05).