On Two-Phase Switched-Capacitor Multipliers With Minimum Circuit Area

This paper compares the performance among two-phase switched-capacitor multipliers to identify the optimum topology with the smallest circuit area. The optimum number of stages is calculated for every multiplier to minimize the circuit area under the condition that a certain current is outputted with a given output voltage. Then, the circuit areas of the serial-parallel, linear (LIN), Fibonacci, and 2N multipliers are compared. Results show that the LIN cell is the best for integration because of the smallest total capacitor area and the highest current efficiency under the assumption that the parasitic capacitance is not smaller than 10% of the multiplier capacitance, and the Fibonacci cell is the best for discrete application because of the minimum number of capacitor components with moderate current efficiency under the assumption that the parasitic capacitance is not larger than 1% of the multiplier capacitance.

[1]  A. Cabrini,et al.  A discussion on exponential-gain charge pump , 2007, 2007 18th European Conference on Circuit Theory and Design.

[2]  Wing-Hung Ki,et al.  Design Strategy for Step-Up Charge Pumps With Variable Integer Conversion Ratios , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Guido Torelli,et al.  Voltage Gain Analysis of Integrated Fibonacci-Like Charge Pumps for Low Power Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Janusz A. Starzyk,et al.  A DC-DC charge pump design based on voltage doublers , 2001 .

[5]  Fumio Ueno,et al.  Emergency power supply for small computer systems , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[6]  M. S. Makowski,et al.  Performance limits of switched-capacitor DC-DC converters , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[7]  Takahiro Inoue,et al.  Characteristics Analysis of Fibonacci Type SC Transformer , 1991 .

[8]  S.R. Sanders,et al.  Analysis and Optimization of Switched-Capacitor DC–DC Converters , 2008, IEEE Transactions on Power Electronics.

[9]  Lon-Kou Chang,et al.  High efficiency MOS charge pumps based on exponential-gain structure with pumping gain increase circuits , 2006, IEEE Transactions on Power Electronics.

[10]  Guido Torelli,et al.  Impact of parasitic elements on CMOS charge pumps: a numerical analysis , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  D. Pappalardo,et al.  Charge Pump Circuits: An Overview on Design Strategies and Topologies , 2010, IEEE Circuits and Systems Magazine.

[12]  Michiel Steyaert,et al.  Area-driven optimisation of switched-capacitor DC/DC converters , 2008 .

[13]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[14]  G. Palumbo,et al.  Charge-pump circuits: power-consumption optimization , 2002 .

[15]  John Douglas Cockcroft,et al.  Experiments with High Velocity Positive Ions. (I) Further Developments in the Method of Obtaining High Velocity Positive Ions , 1932 .

[16]  Wing-Hung Ki,et al.  Ultra-low voltage power management and computation methodology for energy harvesting applications , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[17]  A. H. Falkner.  Generalised Cockcroft-Walton voltage multipliers , 1973 .

[18]  Toru Tanzawa,et al.  Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[19]  Toru Tanzawa.  Dickson charge pump circuit design with parasitic resistance in power lines , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[20]  G. Palumbo,et al.  Design of an nth order Dickson voltage multiplier , 1996, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications.

[21]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[22]  J. S. Brugler,et al.  Theoretical performance of voltage multiplier circuits , 1971 .

[23]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[24]  S. Yamada,et al.  A 5-V-only operation 0.6- mu m flash EEPROM with row decoder scheme in triple-well structure , 1992 .

[25]  Chi-Ying Tsui,et al.  Charge redistribution loss consideration in optimal charge pump design , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[26]  M. Mihara,et al.  Negative heap pump for low voltage operation flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.