A low-power rail-to-rail input-range linear delay element circuit

Abstract Delay elements are one of the key components in many time-domain circuits such as time-based analog-to-digital converters. In this paper, a new rail-to-rail current-starved delay element is proposed which not only presents good linearity for the voltage-delay curve over the input range of ground to supply voltage, but also it consumes a dynamic power only during the transition times without consuming any static power. The proposed delay element is designed and simulated in a 0.13-µm CMOS technology with a supply voltage of 1.2 V. Post-layout simulation results demonstrate that the proposed circuit has a linear voltage-delay transfer function with a voltage-to-time gain of −1.33 ps/mV. Moreover, when samples of a full-scale sin-wave input signal are applied to the proposed circuit with a clock frequency of 100 MHz, the power consumption is 30 µW, and signal-to-noise-and-distortion ratio (SNDR) of the output delay times is 30.4 dB, making it suitable for use in a time-based analog-to-digital converter with up to 5-bit resolution.

[1]  Mohammad Maymandi-Nejad,et al.  A Linear Comparator-Based Fully Digital Delay Element , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[2]  Hassan Mostafa,et al.  A new highly-linear highly-sensitive differential voltage-to-time converter circuit in CMOS 65nm technology , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  Aimad El Mourabit,et al.  Low power, high resolution CMOS variable-delay element , 2012 .

[4]  Leonid Belostotski,et al.  5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Younghoon Kim,et al.  A 100-kS/s 8.3-ENOB 1.7- µW Time-Domain Analog-to-Digital Converter , 2014, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Manoj Sachdev,et al.  A fully digital ADC using a new delay element with enhanced linearity , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[7]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[8]  Gordon W. Roberts,et al.  A Brief Introduction to Time-to-Digital and Digital-to-Time Converters , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Chuang Wang,et al.  Architectures of Delay Line ADC and Delay Cells for Digital DC-DC Converters , 2013 .

[10]  Chih-Cheng Hsieh,et al.  A 2.02–5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[11]  Peter A. Beerel,et al.  Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits , 2015, 2015 28th International Conference on VLSI Design.

[12]  Un-Ku Moon,et al.  A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information , 2014, IEEE Journal of Solid-State Circuits.

[13]  Wim Dehaene,et al.  Topology selection for high-precision Vernier digital-to-time converters in standard CMOS , 2013 .

[14]  Ehsan Afshari,et al.  A 1mW 4b 1GS/s delay-line based analog-to-digital converter , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[15]  Elnaz Zafarkhah,et al.  Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator , 2017 .

[16]  Hassan Mostafa,et al.  A new 65nm-CMOS 1V 8GS/s 9-bit differential Voltage-Controlled Delay Unit utilized for a Time-Based Analog-to-Digital Converter circuit , 2015, 2015 27th International Conference on Microelectronics (ICM).

[17]  Manoj Sachdev,et al.  A new linear delay element with self calibration , 2015, 2015 23rd Iranian Conference on Electrical Engineering.