PRR-PRR Dynamic Relocation

Partial bitstream relocation (PBR) on FPGAs has been gaining attention in recent years as a potentially promising technique to scale parallelism of accelerator architectures at run time, enhance fault tolerance, etc. PBR techniques to date have focused on reading inactive bitstreams stored in memory, on-chip or off-chip, whose contents are generated for a specific partial reconfiguration region (PRR) and modified on demand for configuration into a PRR at a different location. As an alternative, we propose a PRR-PRR relocation technique to generate source and destination addresses, read the bitstream from an active PRR (source) in a non-intrusive manner, and write it to destination PRR. We describe two options of realizing this on Xilinx Virtex 4 FPGAs: (a) hardware-based accelerated relocation circuit (ARC) and (b) a software solution executed on Microblaze. A comparative performance analysis to highlight the speed-up obtained using ARC is presented. For real test cases, performance of our implementations are compared to estimated performances of two state of the art methods.

[1]  Marek Gorgon,et al.  PixelStreams-based implementation of videodetector , 2007 .

[2]  John W. Lockwood,et al.  PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs) , 2001 .

[3]  Marco D. Santambrogio,et al.  Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Ali Akoglu,et al.  SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[5]  Heiko Kalte,et al.  REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs , 2006, CF '06.

[6]  Ulrich Rückert,et al.  REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[7]  Eduardo de la Torre,et al.  Virtex II FPGA Bitstream Manipulation: Application to Reconfiguration Control Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[8]  Wayne Luk,et al.  Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).

[9]  Alessandro Forin,et al.  Relocation and Automatic Floor-planning of FPGA Partial Configuration Bit-Streams , 2008 .

[10]  Barry E. Mullins,et al.  Using Relocatable Bitstreams for Fault Tolerance , 2012, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[11]  Aravind Dasu,et al.  Dynamically reconfigurable systolic array accelerators: A case study with extended Kalman filter and discrete wavelet transform algorithms , 2010, IET Comput. Digit. Tech..