QC-LDPC Gear-Like Decoder Architecture with Multi-domain Quantization

This paper proposes multi-domain quantization for a partially-parallel QC-LDPC decoder, which allows efficient memory bandwidth utilization. The change of quantization during decoding is dynamic. In addition to this, the proposed decoder targets speedup and energy efficient processing, with negligible error correction capability degradation. From the message storage perspective, it uses 2 quantization modes: a high resolution based q-bit messages, and a low resolution q/2-bit messages. Regarding the lower quantization domain, the variable node units operate on q/2+1 resolution, while check node units process q/2-bit messages. In order to evaluate the efficiency of this approach, we have analyzed the decoding performance for both AWGN and BSC channel models. In addition to this, we have implemented the proposed units and evaluated the overhead with respect to the baseline.

[1]  Masoud Ardakani,et al.  Gear-shift decoding , 2006, IEEE Transactions on Communications.

[2]  Nanning Zheng,et al.  LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives , 2013, FAST.

[3]  Zhongfeng Wang,et al.  Flexible LDPC Decoder Design for Multigigabit-per-Second Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Manabu Hagiwara,et al.  Comment on "Quasi-Cyclic Low Density Parity Check Codes From Circulant Permutation Matrices" , 2009, IEEE Trans. Inf. Theory.

[5]  Shu Lin,et al.  FPGA-based low-complexity high-throughput tri-mode decoder for quasi-cyclic LDPC codes , 2009, 2009 47th Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[6]  Shie Mannor,et al.  Energy-efficient gear-shift LDPC decoders , 2014, 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors.

[7]  Sridhar Rajagopal,et al.  Low-power dual quantization-domain decoding for LDPC codes , 2014, 2014 IEEE Global Communications Conference.

[8]  An Pan,et al.  An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  David Declercq,et al.  FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[10]  Paul H. Siegel,et al.  Quantized min-sum decoders with low error floor for LDPC codes , 2012, 2012 IEEE International Symposium on Information Theory Proceedings.

[11]  Brendan J. Frey,et al.  Iterative Decoding of Compound Codes by Probability Propagation in Graphical Models , 1998, IEEE J. Sel. Areas Commun..

[12]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[13]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[14]  Keshab K. Parhi,et al.  Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Ioana Mot,et al.  Memory efficient FPGA implementation for flooded LDPC decoder , 2015, 2015 23rd Telecommunications Forum Telfor (TELFOR).

[16]  Gerald E. Sobelman,et al.  Adaptive quantization in min-sum based irregular LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.