Architecture Description Languages for Retargetable Compilation

[1]  Sharad Malik,et al.  Flexible and formal modeling of microprocessors with application to retargetable simulation , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Evert-Jan D. Pol,et al.  PRMDL: a machine description language for clustered VLIW architectures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Aviral Shrivastava,et al.  A customizable compiler framework for embedded systems , 2001 .

[4]  Sharad Malik,et al.  Handling irregular ILP within conventional VLIW schedulers using artificial resource constraints , 2000, CASES '00.

[5]  Scott A. Mahlke,et al.  Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats , 2000, TODE.

[6]  Heinrich Meyr,et al.  Retargetable compiled simulation of embedded processors using a machine description language , 2000, TODE.

[7]  Richard M. Stallman,et al.  Using and Porting the GNU Compiler Collection , 2000 .

[8]  Nikil D. Dutt,et al.  Memory aware compilation through accurate timing extraction , 2000, Proceedings 37th Design Automation Conference.

[9]  Nikil D. Dutt,et al.  V-SAT: a visual specification and analysis tool for system-on-chip exploration , 2001, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[10]  Heinrich Meyr,et al.  LISA—machine description language for cycle-accurate models of programmable DSP architectures , 1999, DAC '99.

[11]  Srinivas Devadas,et al.  A methodology for accurate performance evaluation in architecture exploration , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[12]  A.C.J. Kienhuis,et al.  Design Space Exploration of Stream-based Dataflow Architectures , 1999 .

[13]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[14]  Silvina Hanono,et al.  AVIV: a retargetable code generator for embedded processors , 1999 .

[15]  Chuck Siska,et al.  A processor description language supporting retargetable multi-pipeline DSP program development tools , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[16]  Jack W. Davidson,et al.  Machine Descriptions to Build Tools for Embedded Systems , 1998, LCTES.

[17]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[18]  B. Ramakrishna Rau,et al.  Elcor's Machine Description System: Version 3.0 , 1998 .

[19]  S. Devadas,et al.  ISDL: An Instruction Set Description Language For Retargetability , 1997, Proceedings of the 34th Design Automation Conference.

[20]  Norman Ramsey,et al.  Specifying representations of machine instructions , 1997, TOPL.

[21]  Rainer Leupers,et al.  Retargetable generation of code selectors from HDL processor models , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[22]  Steven S. Muchnick,et al.  Advanced Compiler Design and Implementation , 1997 .

[23]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[24]  赤星 博輝.  A study on design support for computer architecture design , 1996 .

[25]  François Charot,et al.  SALTO : System for Assembly-Language Transformation and Optimization , 1996 .

[26]  Mary F. Fernández,et al.  Simple and effective link-time optimization of Modula-3 programs , 1995, PLDI '95.

[27]  Jukka Paakki,et al.  Attribute grammar paradigms—a high-level methodology in language implementation , 1995, CSUR.

[28]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[29]  Jack W. Davidson,et al.  A formal model and specification language for procedure calling conventions , 1995, POPL '95.

[30]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[31]  Alois Knoll,et al.  Automated generation of DSP program development tools using a machine description formalism , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[32]  A. Wolfe,et al.  Executing Compressed Programs On An Embedded RISC Architecture , 1992, [1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25.

[33]  David R. Hanson,et al.  A retargetable debugger , 1992, PLDI '92.

[34]  Susan J. Eggers,et al.  The Marion system for retargetable instruction scheduling , 1991, PLDI '91.

[35]  Robin Milner,et al.  Definition of standard ML , 1990 .

[36]  Alfred V. Aho,et al.  Code generation using tree matching and dynamic programming , 1989, ACM Trans. Program. Lang. Syst..

[37]  Gerry Kane,et al.  MIPS R2000 RISC architecture , 1987 .

[38]  Murray Hill,et al.  Yacc: Yet Another Compiler-Compiler , 1978 .

[39]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .