Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise
暂无分享,去创建一个
[1] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .
[2] J. L. Prince,et al. Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .
[3] M. Hashimoto,et al. Low dI/dt noise and reflection free CMOS signal driver , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.
[4] R. Senthinathan,et al. Noise immunity characteristics of CMOS receivers and effects of skewing/damping CMOS output driver switching waveform on the ‘simultaneous’ switching noise , 1992 .
[5] N. Raver. Open-loop gain limitations for push-pull off-chip drivers , 1987 .
[6] K. Leung. Controlled slew rate output buffer , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.
[7] Resve Saleh,et al. Analysis and Design of Digital Integrated Circuits , 1983 .
[8] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Satoru Kishida,et al. Current control buffer for multi switching CMOS SOG , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.