Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network

A Midimew-connected Mesh Network (MMN) is a minimal distance mesh with wrap-around links network of multiple basic modules (BMs), in which the BMs are 2D-mesh networks that are hierarchically interconnected for higher-level networks. In this paper, we present the architecture of the MMN, addressing of node, routing of message, and evaluate the static network performance of MMN, TESH, mesh and torus networks. In addition, we propose the network-on-chip (NoC) implementation of MMN. With innovative combination of diagonal and hierarchical structure, the MMN possesses several attractive features, including constant degree, small diameter, low cost, small average distance, moderate bisection width and high fault tolerant performance than that of other conventional and hierarchical interconnection networks. The simple architecture of MMN is also highly suitable for NoC implementation. To implement all the links of level-3 MMN, only four layers are needed which is feasible with current and future VLSI technologies.

[1]  Hideharu Amano,et al.  Recursive Diagonal Torus: An Interconnection Network for Massively Parallel Computers , 2001, IEEE Trans. Parallel Distributed Syst..

[2]  Ramón Beivide,et al.  A First Approach to King Topologies for On-Chip Networks , 2010, Euro-Par.

[3]  Susumu Horiguchi,et al.  TESH: A New Hierarchical Interconnection Network for Massively Parallel Computing , 1997 .

[4]  Guihai Chen,et al.  Optimal Layouts of Midimew Networks , 1996, IEEE Trans. Parallel Distributed Syst..

[5]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[7]  Jungang Han,et al.  A Mesh-Connected Rings Topology for Network-on-Chip , 2012, 2012 13th International Conference on Parallel and Distributed Computing, Applications and Technologies.

[8]  Peter H. Beckman.  Looking toward Exascale Computing , 2008, 2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies.

[9]  Susumu Horiguchi,et al.  TTN: A High Performance Hierarchical Interconnection Network for Massively Parallel Computers , 2009, IEICE Trans. Inf. Syst..

[10]  Giovanni De Micheli.  Reliable communication in systems on chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  M. M. Hafizur Rahman,et al.  Network-on-chip implementation of hierarchical torus network , 2013 .

[12]  Stephen Berard,et al.  ASSESSING TRENDS IN THE ELECTRICAL EFFICIENCY OF COMPUTATION OVER TIME , 2009 .

[13]  Bin Cong,et al.  Scalable Parallel Computing: Technology, Architecture, Programming , 1999, Parallel Distributed Comput. Pract..

[14]  M. Y. Simmons,et al.  A single atom transistor , 2012, 2012 IEEE Silicon Nanoelectronics Workshop (SNW).

[15]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[16]  Israel Cidon,et al.  Zooming in on Network-on-Chip Architectures , 2009, SIROCCO.

[17]  M. A. H. Akhand,et al.  A new hierarchical interconnection network for future generation parallel computer , 2014, 16th Int'l Conf. Computer and Information Technology.

[18]  Yang Yu,et al.  A RDT-based interconnection network for scalable network-on-chip designs , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[19]  Yasushi Inoguchi,et al.  Wire Length of Midimew-Connected Mesh Network , 2014, NPC.

[20]  Feng Shi,et al.  THIN: A New Hierarchical Interconnection Network-on-Chip for SOC , 2007, ICA3PP.

[21]  Dharma P. Agrawal,et al.  Generalized Hypercube and Hyperbus Structures for a Computer Network , 1984, IEEE Transactions on Computers.

[22]  A. Fujimura,et al.  A diagonal-interconnect architecture and its application to RISC core design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  Turki F. Al-Somani,et al.  Topological Properties of Hierarchical Interconnection Networks: A Review and Comparison , 2011, J. Electr. Comput. Eng..

[24]  M. M. Hafizur Rahman,et al.  Network-on-Chip Implementation of Midimew-Connected Mesh Network , 2013, 2013 International Conference on Parallel and Distributed Computing, Applications and Technologies.

[25]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .

[26]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[27]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[28]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[29]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[30]  G FriedmanEby,et al.  3-D topologies for networks-on-chip , 2007 .

[31]  Pao-Lien Lai,et al.  A class of hierarchical graphs as topologies for interconnection networks , 2010, Theor. Comput. Sci..

[32]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[33]  Yervant Zorian,et al.  2001 Technology Roadmap for Semiconductors , 2002, Computer.

[34]  Jungang Han,et al.  RTTM: A New Hierarchical Interconnection Network for Massively Parallel Computing , 2009, HPCA.

[35]  Jörg Henkel,et al.  On-chip networks: a scalable, communication-centric embedded system design paradigm , 2004, 17th International Conference on VLSI Design. Proceedings..